Magnit Global is a leading, global professional services and technology company and a certified “Great Place to Work”. We have been a leader in contingent workforce management since 1991 and work with leading Fortune 500 companies and other large organizations across numerous verticals including consumer electronics, research and development, pharmaceuticals, health services, and many more! 

We're glad to continue a relationship with you and happy to assist in the next steps of your career once more! 

This contract opportunity is with Arrow Electronics. 

About The Role:
The Hardware Engineer would be establishing prototyping systems in the lab and contribute to defining, evolving, and supporting our prototyping methodology. Will be collaborating with Software, Design, and Verification teams to validate the functional and performance objectives of the SoC.
 

What Will You Do:
Map multi-million gate SoC designs onto prototyping platforms, creating design partitions, FPGA builds, and testbenches to simulate FPGA components.
Establish prototyping systems in the lab and contribute to defining, evolving, and supporting our prototyping methodology.
Option to engage in block-level RTL design or block or top-level IP integration.
Collaborate with Software, Design, and Verification teams to validate the functional and performance objectives of the SoC.

What Will You Need:
A Bachelor's Degree in Electrical or Computer Engineering, accompanied by a minimum of 10 years of experience in ASIC or a related field, or a Master's Degree in Electrical or Computer Engineering with at least 8 years of experience in ASIC or a related discipline.
A comprehensive understanding of FPGA design, with proven expertise in partitioning multi-million gate designs across multiple FPGAs.
Proficiency in synthesis, place, and route flows for FPGAs.
An in-depth knowledge of digital design concepts, including Clock Domain Crossing (CDC), Reset Domain Crossing (RDC).
Demonstrated experience in RTL coding using Verilog/System Verilog and integration of third-party IPs.
A meticulous and methodical approach to triaging, debugging, and identifying root causes of issues throughout various phases of FPGA development.
Experience in prototyping Networking System-on-Chips (SoCs) on HAPS or Cadence Z2 or Zebu equivalent prototyping platforms. 
A strong understanding of PCIE, DDR, Ethernet, and Networking Protocols.
Proficiency in prototyping ARM or RISCV CPUs.
Exceptional scripting skills using languages such as TCL, Python, or Perl.
HAPS
FPGA Prototyping
Emulation
Design 
Location: San Jose, CA (5 Days Onsite)
Experience: 7+ Years
Bachelor's Degree